| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | add explicit barrier operation to internal atomic.h API | Rich Felker | 2014-10-10 | 1 | -1/+3 |
| * | add working a_spin() atomic for non-x86 targets•••conceptually, a_spin needs to be at least a compiler barrier, so the
compiler will not optimize out loops (and the load on each iteration)
while spinning. it should also be a memory barrier, or the spinning
thread might keep spinning without noticing stores from other threads,
thus delaying for longer than it should.
ideally, an optimal a_spin implementation that avoids unnecessary
cache/memory contention should be chosen for each arch, but for now,
the easiest thing is to perform a useless a_cas on the calling
thread's stack.
| Rich Felker | 2014-08-25 | 1 | -0/+1 |
| * | clean up unused and inconsistent atomics in arch dirs•••the a_cas_l, a_swap_l, a_swap_p, and a_store_l operations were
probably used a long time ago when only i386 and x86_64 were
supported. as other archs were added, support for them was
inconsistent, and they are obviously not in use at present. having
them around potentially confuses readers working on new ports, and the
type-punning hacks and inconsistent use of types in their definitions
is not a style I wish to perpetuate in the source tree, so removing
them seems appropriate.
| Rich Felker | 2014-07-27 | 1 | -6/+0 |
| * | fix missing barrier instructions in mips atomic asm•••previously I had wrongly assumed the ll/sc instructions also provided
memory synchronization; apparently they do not. this commit adds sync
instructions before and after each atomic operation and changes the
atomic store to simply use sync before and after a plain store, rather
than a useless compare-and-swap.
| Rich Felker | 2014-07-19 | 1 | -14/+18 |
| * | use memory constraints for mips atomic asm•••despite lacking the semantic content that the asm accesses the
pointed-to object rather than just using its address as a value, the
mips asm was not actually broken. the asm blocks were declared
volatile, meaning that the compiler must treat them as having unknown
side effects.
however changing the asm to use memory constraints is desirable not
just from a semantic correctness and consistency standpoint, but also
produces better code. the compiler is able to use base/offset
addressing expressions for the atomic object's address rather than
having to load the address into a single register. this improves
access to global locks in static libc, and access to non-zero-offset
atomic fields in synchronization primitives, etc.
| Rich Felker | 2014-07-19 | 1 | -24/+24 |
| * | add missing a_or_l to atomic.h for non-x86 archs•••this is needed for recently committed sigaction code
| Rich Felker | 2013-08-11 | 1 | -0/+5 |
| * | avoid need for -march=mips2 to compile mips atomic.h asm•••linux guarantees ll/sc are always available. on mips1, they will be
emulated by the kernel. thus they are part of the linux mips1 abi and
safe to use.
| Rich Felker | 2012-08-11 | 1 | -0/+8 |
| * | fix broken mips a_fetch_add•••sc was overwriting the result
| Rich Felker | 2012-07-12 | 1 | -7/+7 |
| * | initial version of mips (o32) port, based on work by Richard Pennington (rdp)•••basically, this version of the code was obtained by starting with
rdp's work from his ellcc source tree, adapting it to musl's build
system and coding style, auditing the bits headers for discrepencies
with kernel definitions or glibc/LSB ABI or large file issues, fixing
up incompatibility with the old binutils from aboriginal linux, and
adding some new special cases to deal with the oddities of sigaction
and pipe syscall interfaces on mips.
at present, minimal test programs work, but some interfaces are broken
or missing. threaded programs probably will not link.
| Rich Felker | 2012-07-11 | 1 | -0/+191 |
